[IEEE TASC 2021] Design of 64-Bit Arithmetic Logic Unit Using Improved Timing Characterization Methodology for RSFQ Cell Library
reproducible-research spice verilog alu static-timing-analysis arithmetic-logic-unit rsfq kogge-stone superconducting-circuits sfq5ee superconductor-electronics triple-engine 64-bit-alu timing-characterization liberty-file timing-back-annotation process-corners hypres
-
Updated
Oct 15, 2026 - Python