March C− RTL MBIST with automated fault coverage evaluation, Artix-7 FPGA validation, and Nangate45 ASIC synthesis and timing analysis.
asic fpga rtl verilog systemverilog yosys static-timing-analysis design-verification openroad artix-7 mbist march-algorithm fault-coverage
-
Updated
Oct 2, 2026 - Python