Build software better, together

google / skywater-pdk

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

magic asic eda pdk asic-library openroad openram skywater

Updated Jul 21, 2026
Python

The-OpenROAD-Project / OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

cpp tcl eda rtl verilog def gdsii timing-analysis openroad lef opendb-database

Updated Sep 9, 2026
Verilog

The-OpenROAD-Project / OpenLane

Star

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

magic asic rtl verilog vlsi foundry yosys klayout caravel netgen system-on-chip openroad openram skywater 130nm soc-design rtl2gds

Updated Mar 25, 2026
Python

The-OpenROAD-Project / OpenROAD-flow-scripts

Star

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

tcl eda rtl verilog def gdsii timing-analysis openroad lef opendb-database

Updated Sep 9, 2026
Verilog

google / gf180mcu-pdk

Star

PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).

asic eda pdk openroad 180nm globalfoundries gf180mcu

Updated May 31, 2023
Makefile

efabless / caravel

Star

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad vexriscv openram sky130

Updated Feb 26, 2025
Verilog

chipfoundry / openlane2

Sponsor

Star

The next generation of OpenLane, rewritten from scratch with a modular architecture

flow asic eda verilog vlsi pnr silicon lvs flows sta gdsii drc pdk openroad openlane sky130 gf180mcu rtl-to-gds

Updated Dec 2, 2025
Python

efabless / caravel_mpw-one

Star

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

magic yosys caravel picorv32 openroad openram sky130

Updated Feb 22, 2022
Verilog

google / open-source-pdks

Star

Index of the fully open source process design kits (PDKs) maintained by Google.

asic eda silicon pdk openroad skywater 130nm sky130 180nm globalfoundries gf180mcu

Updated Sep 4, 2022

daquintero / piel

Star

Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.

system electronics optimization quantum codesign photonics openroad gdsfactory

Updated Jul 1, 2025
Python

google / globalfoundries-pdk-libs-gf180mcu_fd_pr

Star

Primitives for GF180MCU provided by GlobalFoundries.

asic eda pdk openroad 180nm globalfoundries gf180mcu

Updated Aug 28, 2023
Python

The-OpenROAD-Project / ORAssistant

Star

OpenROAD's Chatbot Assistant

eda python3 openroad llm

Updated Sep 9, 2026
Python

google / skywater-pdk-libs-sky130_fd_pr_reram

Star

SKY130 ReRAM and examples (SkyWater Provided)

asic eda silicon ngspice xyce pdk openroad reram skywater 130nm

Updated Apr 20, 2022

Zaneham / takahe

Sponsor

Star

open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists

asic compiler hardware vhdl eda rtl synthesis systemverilog abel openroad abel-hdl sky130 chip-design

Updated Aug 25, 2026
C

meeeeet / RTL-to-GDS-Implementation-of-SerDes

Star

verilog vlsi-physical-design openroad asic-design rtl2gds

Updated Feb 22, 2024
Verilog

google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0

Star

7 track standard cells for GF180MCU provided by GlobalFoundries.

asic eda pdk openroad 180nm standard-cells globalfoundries gf180mcu

Updated Dec 1, 2022
Verilog

google / skywater-pdk-libs-sky130_fd_sc_hd

Star

"High density" digital standard cells for SKY130 provided by SkyWater.

asic eda ic silicon integrated-circuits openroad sky130 standard-cells

Updated Feb 22, 2023
Verilog

nishit0072e / RTL-to-GDSII

Star

Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout generation

time power verilog-hdl yosys gds2 openroad

Updated Jul 21, 2025
C++

aasthadave9 / Advanced-Physical-Design-Using-OpenLANE-Sky130

Star

This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an opensource RTL2GDS flow using OpenLANE and opensource PDK provided by Google/SkyWater130

linux open-source asic hardware vlsi-physical-design openroad rtl2gds openlane sky130

Updated Jul 7, 2021

google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sram

Star

SRAM macros created for the GF180MCU provided by GlobalFoundries.

asic eda ip sram pdk openroad 180nm globalfoundries gf180mcu

Updated Apr 10, 2023
Verilog

Navigation Menu

openroad

Here are 159 public repositories matching this topic...

google / skywater-pdk

The-OpenROAD-Project / OpenROAD

The-OpenROAD-Project / OpenLane

The-OpenROAD-Project / OpenROAD-flow-scripts

google / gf180mcu-pdk

efabless / caravel

chipfoundry / openlane2

efabless / caravel_mpw-one

google / open-source-pdks

daquintero / piel

google / globalfoundries-pdk-libs-gf180mcu_fd_pr

The-OpenROAD-Project / ORAssistant

google / skywater-pdk-libs-sky130_fd_pr_reram

Zaneham / takahe

meeeeet / RTL-to-GDS-Implementation-of-SerDes

google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0

google / skywater-pdk-libs-sky130_fd_sc_hd

nishit0072e / RTL-to-GDSII

aasthadave9 / Advanced-Physical-Design-Using-OpenLANE-Sky130

google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sram

Add this topic to your repo