#
dsp48e1
Here are 2 public repositories matching this topic...
Streaming N-by-N CNN convolution accelerator on Xilinx Zynq-7020 – 50 LUT / 9 DSP / 0 BRAM / 464 MHz at 2.155 ns / FOM 0.01550 – IEEE SSCS Egypt 2026 Student Design Competition (Team FlipFlopers, Cairo University)
fpga rtl verilog vivado fixed-point modelsim cnn-accelerator edge-ai zynq-7020 line-buffer dsp48e1 ieee-sscs
-
Updated
Sep 25, 2026 - Verilog
Add this topic to your repo
To associate your repository with the dsp48e1 topic, visit your repo's landing page and select "manage topics."