#
asap7
Here are 4 public repositories matching this topic...
Benchmarking framework for ISPD'23 contest and TCHES'25 paper.
contest eco hardware-security trojans ispd physical-design security-closure hardware-trojans red-vs-blue asap7 tches
-
Updated
Sep 26, 2025 - Shell
Parameterized N×N output-stationary systolic array accelerator for INT8 neural network inference. Full RTL-to-GDS flow on ASAP7 7nm using Cadence Genus + Innovus. 667 MHz, 42.7 GOPS peak throughput, 0.33 mW/GOP. SystemVerilog RTL, synthesis, place-and-route and self-checking testbench included.
neural-network accelerator systemverilog vlsi cadence digital-design genus tpu physical-design innovus 7nm rtl-to-gds systolic-array asap7
-
Updated
Feb 18, 2026 - Verilog
OpenTitan Prim Asap7 IP block
-
Updated
Jun 1, 2026 - SystemVerilog
Improve this page
Add a description, image, and links to the asap7 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the asap7 topic, visit your repo's landing page and select "manage topics."