Download proccedings from DVCon
-
Updated
Mar 29, 2026 - Shell
#
dvcon
Here are 4 public repositories matching this topic...
an infrastructure to implement arbitrary indirect registers on top of uvm
-
Updated
Nov 6, 2017 - SystemVerilog
Sleipnir is a tool for randomizing software data types in python. It is designed to help aid design verification of complex SoC designs. This repo contains the sleipnir tool and a set of examples.
-
Updated
Feb 19, 2025 - Python
🏆 Top 100 submission for the DVCon India 2026 Design Contest. A highly optimized, Verilog-based MobileNet Accelerator featuring a custom Systolic Array and on-the-fly Global Average Pooling.
-
Updated
Aug 18, 2026 - Verilog
Add this topic to your repo
To associate your repository with the dvcon topic, visit your repo's landing page and select "manage topics."