Multiprocessor Simulator with two levels of Cache hierarchy.
-
Updated
Oct 11, 2015 - C++
Multiprocessor Simulator with two levels of Cache hierarchy.
Experiments to simulate multiple cache hierarchies, L1/L2 set-associativities, block sizes using DineroIV, and measure impact on Cycles Per Instruction (CPI) and Average Memory Access Time (AMAT).
Configurable L1+L2 cache hierarchy simulator with LRU replacement and write-back/write-allocate policy, written in C++
An open-source hardware simulator and live telemetry engine for generative AI. Track total system resource utilization in real-time across storage, memory paths, and compute blocks to eliminate black-box execution failures.
A high-performance MIPS processor simulator written in Rust, featuring both functional and advanced timing simulations. Explore pipelined execution, Tomasulo's algorithm for out-of-order execution, multi-level cache hierarchies, and sophisticated branch prediction. Ideal for computer architecture education, research, and CPU design.
A collection of computer architecture simulators for pipeline scheduling, cache hierarchy behavior, and branch prediction
Add a description, image, and links to the cache-hierarchy topic page so that developers can more easily learn about it.
To associate your repository with the cache-hierarchy topic, visit your repo's landing page and select "manage topics."