[IEEE TASC 1993] A Speedup Method of a High-Speed Direct-Coupled Josephson Logic Gate
etl spice verilog nbn josephson-junctions gate-delay cryogenic-computing superconducting-circuits ieee-tasc triple-engine direct-coupled-logic four-junction-logic 4jl submicron-junctions speedup-inductor
-
Updated
Oct 17, 2026 - Python