Pinned Loading
-
GIKI-Tapeout
GIKI-Tapeout PublicA 8bit UART TRANSCIVER created and submited for FABRIAITION thorugh EFABLESS, marking GIK first ever Fabricated CHIP
-
FYP--Risc-V-32-bit-Matrix-Mac
FYP--Risc-V-32-bit-Matrix-Mac PublicA risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations
-
Street-Fighters
Street-Fighters Publica 2d street fighter type game build with sdl library in c++ as a college project
C 1
-
JTAG-IEEE-1149.1-RTL
JTAG-IEEE-1149.1-RTL PublicA fully synthesizable, modular IEEE 1149.1 (JTAG) Test Access Port (TAP) controller written in SystemVerilog. Includes parameterizable Boundary Scan Register, Instruction Register, IDCODE, BYPASS, …
SystemVerilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

