You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Star3 (3)You must be signed in to star a repository
About
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
make build # build the design
make sim # runs the testbench
make view # opens the waveform in gtkwave
make lint # lint with Verilator
make usage # report generic cell utilization
make clean # remove build files
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
