-
Notifications
You must be signed in to change notification settings - Fork 1.1k
Pull requests: riscv-software-src/riscv-isa-sim
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
perf: add optimized Clang builds and vector fast paths
#2340
opened Jul 11, 2026 by
apullin
Loading…
Report CBO.ZERO faults on effective address, not base address
#2297
opened May 15, 2026 by
aswaterman
Collaborator
Loading…
Raise illegal-instruction (not virtual) for indirect-CSR permission failures under V=1
#2290
opened May 8, 2026 by
jameshippisley
Contributor
Loading…
Fix execution when trigger/debug matched at interactive mode
#2269
opened Apr 7, 2026 by
Steven-Li-Xiaogang
Loading…
Fix incorrect mip.SEIP handling by adding hardware SEIP latch & correcting PLIC aliasing
#2218
opened Jan 21, 2026 by
rmkhurana28
Loading…
[Zvdot4a] Renaming Zvqdotq to Zvdot4a and vdotq to vdot4a
#2212
opened Jan 18, 2026 by
nibrunieAtSi5
Contributor
•
Draft
Support RISC-V p-ext-proposal v0.9.12 for RV64
#2211
opened Jan 16, 2026 by
jason01180118
Contributor
Loading…
Support RISC-V p-ext-proposal v0.9.12 for RV32
#2210
opened Jan 16, 2026 by
jason01180118
Contributor
Loading…
Implemented the ability to execute any postprocess provided by the plugin after each instruction
#2172
opened Dec 2, 2025 by
kseniadobrovolskaya
Contributor
Loading…
Support label-based sideband commands for printing register contents
#2024
opened Jul 2, 2025 by
maerhart
Loading…
Previous Next
ProTip!
Find all pull requests that aren't related to any open issues with -linked:issue.