Skip to content
Navigation Menu
Sign in
Products
Platform
GitHub
Repository hosting, code review, and collaboration
Copilot
AI coding agent for tasks, projects and automated work
Build & Ship
Actions
CI/CD and automation
Code Quality
Quality analysis, fixes, and enforcement
Codespaces
Cloud development environments
Secure
Code Security
Vulnerability detection and remediation
Secret Protection
Secret scanning and leak prevention
All Features
Developers
Learn
Documentation
Training
Certifications
Build
Build with Copilot
Customize Copilot
Integrations
Explore
Trending repos
GitHub Sponsors
Events
Changelog
Changelog
Your source for the latest features, improvements, and fixes across GitHub products, all in one place.
Businesses
By Stage
Enterprises
Team
Startups
Nonprofits
By Industry
Healthcare
Financial services
Manufacturing
Government
See all industries
Evaluate GitHub
Why GitHub
Customer Stories
Business insights
Trust Center
Add-ons
GitHub Advanced Security
Enterprise-grade code security
Copilot for business
Enterprise-grade AI features
Premium Support
Enterprise-grade 24/7 support
Resources
Learn & Connect
Documentation
Resource center
Blog
Events & webinars
Community Forum
Customer Stories
Integrations
Support
Customer support
Training
GitHub Status
Company
About
Partners
Changelog
GitHub Universe
GitHub Universe
The event for developers, by developers — talks, workshops, and what’s next for GitHub.
Pricing
Search
/
Sign in
Sign up
Appearance settings
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
phire
llvm
Repository navigation
Code
Issues
18
(18)
Pull requests
Actions
Projects
Wiki
Security and quality
Insights
More
items
Issues
Change the issues type filter
Issues
New issue
Search issues
is
:
issue
state
:
open
is:issue state:open
Clear filter
Search
Issues
Open
18
(18)
Closed
Author
Labels
Projects
Milestones
Assignees
Newest
Comfortable display density
Compact display density
Not all forms of arithmatic instructions are selected.
bug
phire/llvm#20
·
Filter by author
phire
opened
on Mar 1, 2014
·
Assembler/Disassembler
Load/stores with a displacement crash
bug
phire/llvm#19
·
Filter by author
phire
opened
on Mar 1, 2014
·
Assembler/Disassembler
48bit vector operand decoding is incomplete
bug
phire/llvm#18
·
Filter by author
phire
opened
on Aug 8, 2013
·
Assembler/Disassembler
Immediates should be prefixed with # in assembly listings.
bug
phire/llvm#17
·
Filter by author
phire
opened
on Aug 8, 2013
·
Assembler/Disassembler
Clean up .td files
enhancement
phire/llvm#16
·
Filter by author
phire
opened
on Aug 8, 2013
·
Assembler/Disassembler
llvm-objdump crashes when encountering a condition code of 0xf
bug
phire/llvm#15
·
Filter by author
phire
opened
on Aug 8, 2013
·
Assembler/Disassembler
Assembly/Disassembly of remaining branch/call instructions.
enhancement
phire/llvm#14
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Assembly/Disassembly of push/pop instructions.
enhancement
phire/llvm#13
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Assembly/Disassembly of remaining Load/stores.
enhancement
phire/llvm#12
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Codegen of floating point instructions.
enhancement
phire/llvm#11
·
Filter by author
phire
opened
on Aug 7, 2013
·
Unoptimised Codegen
Assembly/Disassembly of floating point instructions.
enhancement
phire/llvm#10
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Assemble vector instructions.
enhancement
phire/llvm#9
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Scalar Register Offsets on 48bit Vector Instructions
enhancement
phire/llvm#8
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Disassemble 80bit Vector Operations
enhancement
phire/llvm#7
·
Filter by author
phire
opened
on Aug 7, 2013
·
Assembler/Disassembler
Memory Operands always accept PC as a base register.
bug
phire/llvm#6
·
Filter by author
phire
opened
on Aug 6, 2013
·
Assembler/Disassembler
Codegen: Function calls
enhancement
phire/llvm#5
·
Filter by author
phire
opened
on Aug 2, 2013
·
Unoptimised Codegen
Codegen: Globals
enhancement
phire/llvm#4
·
Filter by author
phire
opened
on Aug 2, 2013
·
Unoptimised Codegen
Videocore Relocations
enhancement
phire/llvm#3
·
Filter by author
phire
opened
on Aug 2, 2013
·
Assembler/Disassembler
You can’t perform that action at this time.