Skip to content

Add RISC-V 64 Support for LuaJIT v2.1 #236

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
IgnotaYun wants to merge 21 commits into
base: v2.1-agentzh
Choose a base branch
from
Open

Add RISC-V 64 Support for LuaJIT v2.1 #236

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
21 commits
Select commit Hold shift + click to select a range
a3cb780
riscv(support): add RISC-V 64 arch base definition
IgnotaYun Aug 25, 2026
5bcb746
riscv(dynasm): add RISC-V support
IgnotaYun Aug 25, 2026
10f525b
riscv(interp): add register definition
IgnotaYun Aug 25, 2026
6c166bc
riscv(interp): add frame definition
IgnotaYun Aug 25, 2026
25d871f
riscv(interp): add helper macros and typedefs
IgnotaYun Aug 25, 2026
8275eff
riscv(interp): add base assembly interpreter VM
IgnotaYun Aug 25, 2026
5a15eea
riscv(support): add target definition
IgnotaYun Aug 25, 2026
3dd4490
riscv(ffi): add call convention and support framework
IgnotaYun Aug 25, 2026
b332a92
riscv(support): add extension detection
IgnotaYun Aug 25, 2026
d007028
riscv(jit): add mandatory constants
IgnotaYun Aug 25, 2026
a0a8f05
riscv(jit): add insn emitter
IgnotaYun Aug 25, 2026
0de7231
riscv(jit): add IR assembler
IgnotaYun Aug 25, 2026
77fdcbc
riscv(interp): add VM builder support
IgnotaYun Aug 25, 2026
674543b
riscv(misc): add bytecode listing support
IgnotaYun Aug 25, 2026
48390f3
riscv(jit): add hooks in interpreter
IgnotaYun Aug 25, 2026
2b0fd0a
riscv(interp): add DWARF info
IgnotaYun Aug 25, 2026
a3a8240
riscv(jit): add GDBJIT support
IgnotaYun Aug 25, 2026
6436765
riscv(support,linux): add Linux specfic icache sync codepath
IgnotaYun Aug 25, 2026
c59fec0
riscv(support,linux): make mremap() non-moving due to VA space woes
IgnotaYun Aug 25, 2026
d384098
riscv(misc): add disassmbler support
IgnotaYun Aug 25, 2026
ce14aff
riscv(misc): add support in Makefile
IgnotaYun Aug 25, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -101,6 +101,7 @@ FILES_JITLIB= bc.lua bcsave.lua dump.lua p.lua v.lua zone.lua \
dis_arm64be.lua dis_ppc.lua dis_mips.lua dis_mipsel.lua \
dis_mips64.lua dis_mips64el.lua \
dis_mips64r6.lua dis_mips64r6el.lua \
dis_riscv.lua dis_riscv64.lua \
vmdef.lua

ifeq (,$(findstring Windows,$(OS)))
Expand Down
Loading