Name		Name	Last commit message	Last commit date
LICENSE		LICENSE
Makefile		Makefile
README.md		README.md
adder.sv		adder.sv
agent.sv		agent.sv
agent_out.sv		agent_out.sv
comparator.sv		comparator.sv
driver.sv		driver.sv
driver_out.sv		driver_out.sv
env.sv		env.sv
external.cpp		external.cpp
input_if.sv		input_if.sv
monitor.sv		monitor.sv
monitor_out.sv		monitor_out.sv
output_if.sv		output_if.sv
packet_in.sv		packet_in.sv
packet_out.sv		packet_out.sv
refmod.sv		refmod.sv
sequence_in.sv		sequence_in.sv
sequencer.sv		sequencer.sv
simple_test.sv		simple_test.sv
top.sv		top.sv

Repository files navigation

easyUVM

A simple UVM example with DPI You can find an explanation of the UVM testbench of the adder module on https://sistenix.com/basic_uvm.html

About

A simple UVM example with DPI

functional-verification systemverilog-hdl uvm

47 stars

3 watching

Report repository

Releases

Packages

Contributors

Languages