Popular repositories Loading
-
fpga-lenet5-accelerator
fpga-lenet5-accelerator PublicFPGA implementation of a quantized LeNet-5 CNN accelerator combining High-Level Synthesis (Vitis HLS) and hand-written RTL (VHDL) for an optimized streaming convolution architecture.
C 1
-
Cordic
Cordic PublicRTL implementation of a fully pipelined CORDIC processor(COrdinate Rotation Digital Computer) in VHDL-2008 with rotation/vectoring modes and automated verification flow
VHDL
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
