Skip to content
View jeanAlbarede's full-sized avatar

Highlights

  • Pro

Block or report jeanAlbarede

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. BaPSF-FPGA-Time-Pulsing BaPSF-FPGA-Time-Pulsing Public

    FPGA That Pulses at 50 ns

    SystemVerilog

  2. fpga-audio-effects fpga-audio-effects Public

    My specific contributions and work on the Harmonicore FPGA project.

    SystemVerilog

  3. HarmoniCore2.0-Jeans-Fork HarmoniCore2.0-Jeans-Fork Public

    Forked from embedded-purdue/HarmoniCore2.0

    Fork of Embedded Systems @ Purdue's Harmonicore Project and my contributions to it.

    VHDL

  4. socet-1-shot-clock-fork socet-1-shot-clock-fork Public

    Forked from wadhwat/socet-1-shot-clock

    SystemVerilog

  5. Temperature-Sensor-Op-Amp-Conditioning-PCB Temperature-Sensor-Op-Amp-Conditioning-PCB Public

  6. WiFi-Coverage-Simulation- WiFi-Coverage-Simulation- Public

    Simulates a WiFi router's signal through an area with obstacles of different materials.

    Python