riscv

Simplified RISC-V CPU with fetch/decode/execute pipeline

Name		Name	Last commit message	Last commit date
Latest commit History 6 Commits
test_programs		test_programs
.gitignore		.gitignore
LICENSE		LICENSE
README.md		README.md
alu.v		alu.v
biu.v		biu.v
branch_predictor.v		branch_predictor.v
cpu.vh		cpu.vh
decode.v		decode.v
execute.v		execute.v
fastrom.v		fastrom.v
fetch.v		fetch.v
hazard_detector.v		hazard_detector.v
test.bat		test.bat
test.v		test.v

Navigation Menu