Pinned Loading
-
lpc11u14-board-bringup
lpc11u14-board-bringup PublicBoard bring-up, hardware debugging & validation, and event-driven bare-metal firmware (ARM Cortex-M0 LPC11U14F) | UNIFEI PBLE02
C
-
risc32-pipelined-core
risc32-pipelined-core PublicHigh-performance 32-bit 5-stage pipelined RISC/MIPS processor in Verilog HDL featuring a dual-clock domain iterative shift-and-add hardware multiplier (100 MHz CDC / 34:1 ratio), Harvard architectu…
Verilog
-
SIGMA
SIGMA PublicModular ERP backend built with Fastify v5, Prisma ORM, and PostgreSQL. Multi-warehouse inventory, stock reservation, purchase/sales workflows, granular RBAC, and append-only audit logging.
TypeScript
-
arduino-loadcell-hx711-logger
arduino-loadcell-hx711-logger PublicData acquisition and logging system for HX711 strain gauge load cells with Arduino UNO, SPI SD card storage, and NumPy signal filtering.
C++
-
microcore-4bit-multicycle
microcore-4bit-multicycle PublicSynthesizable 4-bit multi-cycle Harvard processor core in Verilog HDL with Moore FSM control and FPGA 7-segment debug interface.
Verilog
-
ecolang-flex-bison-c-compiler
ecolang-flex-bison-c-compiler PublicStatically-typed imperative programming language compiler (EcoLang) with LALR(1) parsing in C, Flex, and Bison.
Lex
If the problem persists, check the GitHub status page or contact support.