A small collection of optimized digital signal processing algorithms.
Aimed to be both time/processing and space complexity optimized, targetting both normal and embedded compute devices, with added support for vector instruction based speedups.
Current Implementations:
Along with custom optimized memory objects