Skip to content
View VictorCartesius's full-sized avatar
🌴
On vacation
🌴
On vacation

Block or report VictorCartesius

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
VictorCartesius/README.md

Victor Cartesius πŸ‘‹

πŸŽ“ Education

  • 2023.9 – Present: University of Electronic Science and Technology of China (UESTC), B.Eng. in Electronic Information Engineering.

πŸ”­ Research Interests

  • Analog and Mixed-Signal (AMS) IC Design, with a specific focus on Clock and Frequency Synthesizers.

πŸ› οΈ Tech & Skills

  • Core Interests: Analog Circuits, Mixed-Signal IC Design, Frequency Synthesis.
  • Hardware & Systems: Board-level Design, STM32, TI DSPs (Rusty, but familiar).
  • Firmware/Software: Not my primary battlefield πŸ› οΈ (My skill points are heavily allocated to hardware and systems, rather than pure software).

πŸ“« Get in Touch

πŸ“ Note

  • Any accounts on other platforms bearing similar usernames are unrelated to me.

Popular repositories Loading

  1. SPB_OpAmp_DeepDive SPB_OpAmp_DeepDive Public

    Simulation files from SPB Op Amp Deep Dive Series.

    1

  2. XTKX_Templates XTKX_Templates Public

    Templates for SICE S&T Association, UESTC

    TeX 1

  3. VictorCartesius VictorCartesius Public

    Profile