Skip to content
View Shobhit-0's full-sized avatar
0 followers · 2 following

Block or report Shobhit-0

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Shobhit-0/README.md
  • 👋 Hi, I’m @Shobhit-0
  • 👀 I’m interested in AI-ML and software development
  • 🌱 I’m currently learning C language and solving problems in c++ languagae
  • 💞️ I’m looking to collaborate on software development projects, consulting projects
  • 📫 How to reach me mail:jpgshobhit@gmail.com, LinkedIn:
  • 😄 Pronouns: he/him
  • ⚡ Fun fact: i have explored 80% of my country

Pinned Loading

  1. BranchPredictorSimulation BranchPredictorSimulation Public

    Forked from usersnameisshubham/BranchPredictorSimulation

    Pintool-based branch predictor simulator implementing Base 2-Bit, GShare, Loop Predictor, and BTB-enhanced hybrid prediction to analyze real runtime branch behavior and prediction accuracy using In…

    C++

  2. CS202_Project CS202_Project Public

    Forked from moinak-hft/CS-202_Project

    Compiler optimization pipeline for C programs with AST/CFG visualization and iterative optimizations like Constant Folding, Constant Propagation, and Dead Code Elimination, along with a simple inte…

    Python

  3. Custom-Redis-Engine Custom-Redis-Engine Public

    A lightweight, full-stack Redis clone featuring a custom self-balancing Treap engine, TTL eviction, and Append-Only File (AOF) crash recovery. It includes a live stock dashboard comparing sub-milli…

    C++

  4. Hardwired-Control-Unit-for-a-Mini-Processor Hardwired-Control-Unit-for-a-Mini-Processor Public

    The objective of this project is to design and implement a hardwired control unit in Verilog HDL for a simplified processor.

    Verilog