Skip to content

Commit f38e1c5

Browse files
timmy61109timmy61109
committed
如果採用，此提交將完成第五章 第三節 BCD加法器的實習工作項目一
修改項目:
1 parent dc6fa80 commit f38e1c5

115 files changed

Lines changed: 15180 additions & 0 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

‎CH5/CH5-3/BCD_adder_7483.bdf‎

Lines changed: 799 additions & 0 deletions
Large diffs are not rendered by default.

‎CH5/CH5-3/BCD_adder_7483.qpf‎

Lines changed: 31 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,31 @@
1+
# -------------------------------------------------------------------------- #
2+
#
3+
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
4+
# Your use of Altera Corporation's design tools, logic functions
5+
# and other software and tools, and its AMPP partner logic
6+
# functions, and any output files from any of the foregoing
7+
# (including device programming or simulation files), and any
8+
# associated documentation or information are expressly subject
9+
# to the terms and conditions of the Altera Program License
10+
# Subscription Agreement, the Altera Quartus II License Agreement,
11+
# the Altera MegaCore Function License Agreement, or other
12+
# applicable license agreement, including, without limitation,
13+
# that your use is for the sole purpose of programming logic
14+
# devices manufactured by Altera and sold by Altera or its
15+
# authorized distributors. Please refer to the applicable
16+
# agreement for further details.
17+
#
18+
# -------------------------------------------------------------------------- #
19+
#
20+
# Quartus II 64-Bit
21+
# Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
22+
# Date created = 22:30:50 August 26, 2019
23+
#
24+
# -------------------------------------------------------------------------- #
25+
26+
QUARTUS_VERSION = "15.0"
27+
DATE = "22:30:50 August 26, 2019"
28+
29+
# Revisions
30+
31+
PROJECT_REVISION = "BCD_adder_7483"

‎CH5/CH5-3/BCD_adder_7483.qsf‎

Lines changed: 70 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,70 @@
1+
# -------------------------------------------------------------------------- #
2+
#
3+
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
4+
# Your use of Altera Corporation's design tools, logic functions
5+
# and other software and tools, and its AMPP partner logic
6+
# functions, and any output files from any of the foregoing
7+
# (including device programming or simulation files), and any
8+
# associated documentation or information are expressly subject
9+
# to the terms and conditions of the Altera Program License
10+
# Subscription Agreement, the Altera Quartus II License Agreement,
11+
# the Altera MegaCore Function License Agreement, or other
12+
# applicable license agreement, including, without limitation,
13+
# that your use is for the sole purpose of programming logic
14+
# devices manufactured by Altera and sold by Altera or its
15+
# authorized distributors. Please refer to the applicable
16+
# agreement for further details.
17+
#
18+
# -------------------------------------------------------------------------- #
19+
#
20+
# Quartus II 64-Bit
21+
# Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
22+
# Date created = 22:30:50 August 26, 2019
23+
#
24+
# -------------------------------------------------------------------------- #
25+
#
26+
# Notes:
27+
#
28+
# 1) The default values for assignments are stored in the file:
29+
# BCD_adder_7483_assignment_defaults.qdf
30+
# If this file doesn't exist, see file:
31+
# assignment_defaults.qdf
32+
#
33+
# 2) Altera recommends that you do not modify this file. This
34+
# file is updated automatically by the Quartus II software
35+
# and any changes you make may be lost or overwritten.
36+
#
37+
# -------------------------------------------------------------------------- #
38+
39+
40+
set_global_assignment -name FAMILY "Cyclone III"
41+
set_global_assignment -name DEVICE EP3C16F484C6
42+
set_global_assignment -name TOP_LEVEL_ENTITY BCD_adder_7483
43+
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.2
44+
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:30:50 AUGUST 26, 2019"
45+
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
46+
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
47+
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
48+
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
49+
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
50+
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
51+
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
52+
set_global_assignment -name BDF_FILE BCD_adder_7483.bdf
53+
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
54+
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
55+
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
56+
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
57+
set_location_assignment PIN_D2 -to A0
58+
set_location_assignment PIN_E4 -to A1
59+
set_location_assignment PIN_E3 -to A2
60+
set_location_assignment PIN_H7 -to A3
61+
set_location_assignment PIN_J7 -to B0
62+
set_location_assignment PIN_G5 -to B1
63+
set_location_assignment PIN_G4 -to B2
64+
set_location_assignment PIN_H6 -to B3
65+
set_location_assignment PIN_B1 -to C4
66+
set_location_assignment PIN_B2 -to S0
67+
set_location_assignment PIN_C2 -to S1
68+
set_location_assignment PIN_C1 -to S2
69+
set_location_assignment PIN_E1 -to S3
70+
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

‎CH5/CH5-3/BCD_adder_7483.qws‎

1.37 KB
Binary file not shown.

‎CH5/CH5-3/c5_pin_model_dump.txt‎

Lines changed: 118 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,118 @@
1+
io_4iomodule_c5_index: 55gpio_index: 2
2+
io_4iomodule_c5_index: 54gpio_index: 465
3+
io_4iomodule_c5_index: 33gpio_index: 6
4+
io_4iomodule_c5_index: 51gpio_index: 461
5+
io_4iomodule_c5_index: 27gpio_index: 10
6+
io_4iomodule_c5_index: 57gpio_index: 457
7+
io_4iomodule_c5_index: 34gpio_index: 14
8+
io_4iomodule_c5_index: 28gpio_index: 453
9+
io_4iomodule_c5_index: 26gpio_index: 19
10+
io_4iomodule_c5_index: 47gpio_index: 449
11+
io_4iomodule_c5_index: 29gpio_index: 22
12+
io_4iomodule_c5_index: 3gpio_index: 445
13+
io_4iomodule_c5_index: 16gpio_index: 27
14+
io_4iomodule_c5_index: 6gpio_index: 441
15+
io_4iomodule_c5_index: 50gpio_index: 30
16+
io_4iomodule_c5_index: 35gpio_index: 437
17+
io_4iomodule_c5_index: 7gpio_index: 35
18+
io_4iomodule_c5_index: 53gpio_index: 433
19+
io_4iomodule_c5_index: 12gpio_index: 38
20+
io_4iomodule_c5_index: 1gpio_index: 429
21+
io_4iomodule_c5_index: 22gpio_index: 43
22+
io_4iomodule_c5_index: 8gpio_index: 425
23+
io_4iomodule_c5_index: 20gpio_index: 46
24+
io_4iomodule_c5_index: 30gpio_index: 421
25+
io_4iomodule_c5_index: 2gpio_index: 51
26+
io_4iomodule_c5_index: 31gpio_index: 417
27+
io_4iomodule_c5_index: 39gpio_index: 54
28+
io_4iomodule_c5_index: 18gpio_index: 413
29+
io_4iomodule_c5_index: 10gpio_index: 59
30+
io_4iomodule_c5_index: 42gpio_index: 409
31+
io_4iomodule_c5_index: 5gpio_index: 62
32+
io_4iomodule_c5_index: 24gpio_index: 405
33+
io_4iomodule_c5_index: 37gpio_index: 67
34+
io_4iomodule_c5_index: 13gpio_index: 401
35+
io_4iomodule_c5_index: 0gpio_index: 70
36+
io_4iomodule_c5_index: 44gpio_index: 397
37+
io_4iomodule_c5_index: 38gpio_index: 75
38+
io_4iomodule_c5_index: 52gpio_index: 393
39+
io_4iomodule_c5_index: 32gpio_index: 78
40+
io_4iomodule_c5_index: 56gpio_index: 389
41+
io_4iomodule_a_index: 13gpio_index: 385
42+
io_4iomodule_c5_index: 4gpio_index: 83
43+
io_4iomodule_c5_index: 23gpio_index: 86
44+
io_4iomodule_a_index: 15gpio_index: 381
45+
io_4iomodule_a_index: 8gpio_index: 377
46+
io_4iomodule_c5_index: 46gpio_index: 91
47+
io_4iomodule_a_index: 5gpio_index: 373
48+
io_4iomodule_a_index: 11gpio_index: 369
49+
io_4iomodule_c5_index: 41gpio_index: 94
50+
io_4iomodule_a_index: 3gpio_index: 365
51+
io_4iomodule_c5_index: 25gpio_index: 99
52+
io_4iomodule_a_index: 7gpio_index: 361
53+
io_4iomodule_c5_index: 9gpio_index: 102
54+
io_4iomodule_a_index: 0gpio_index: 357
55+
io_4iomodule_c5_index: 14gpio_index: 107
56+
io_4iomodule_a_index: 12gpio_index: 353
57+
io_4iomodule_c5_index: 45gpio_index: 110
58+
io_4iomodule_c5_index: 17gpio_index: 115
59+
io_4iomodule_a_index: 4gpio_index: 349
60+
io_4iomodule_c5_index: 36gpio_index: 118
61+
io_4iomodule_a_index: 10gpio_index: 345
62+
io_4iomodule_a_index: 16gpio_index: 341
63+
io_4iomodule_c5_index: 15gpio_index: 123
64+
io_4iomodule_a_index: 14gpio_index: 337
65+
io_4iomodule_c5_index: 43gpio_index: 126
66+
io_4iomodule_c5_index: 19gpio_index: 131
67+
io_4iomodule_a_index: 1gpio_index: 333
68+
io_4iomodule_c5_index: 59gpio_index: 134
69+
io_4iomodule_a_index: 2gpio_index: 329
70+
io_4iomodule_a_index: 9gpio_index: 325
71+
io_4iomodule_c5_index: 48gpio_index: 139
72+
io_4iomodule_a_index: 6gpio_index: 321
73+
io_4iomodule_a_index: 17gpio_index: 317
74+
io_4iomodule_c5_index: 40gpio_index: 142
75+
io_4iomodule_c5_index: 11gpio_index: 147
76+
io_4iomodule_c5_index: 58gpio_index: 150
77+
io_4iomodule_c5_index: 21gpio_index: 155
78+
io_4iomodule_c5_index: 49gpio_index: 158
79+
io_4iomodule_h_c5_index: 0gpio_index: 161
80+
io_4iomodule_h_c5_index: 6gpio_index: 165
81+
io_4iomodule_h_c5_index: 10gpio_index: 169
82+
io_4iomodule_h_c5_index: 3gpio_index: 173
83+
io_4iomodule_h_c5_index: 8gpio_index: 176
84+
io_4iomodule_h_c5_index: 11gpio_index: 180
85+
io_4iomodule_h_c5_index: 7gpio_index: 184
86+
io_4iomodule_h_c5_index: 5gpio_index: 188
87+
io_4iomodule_h_c5_index: 1gpio_index: 192
88+
io_4iomodule_h_c5_index: 2gpio_index: 196
89+
io_4iomodule_h_c5_index: 9gpio_index: 200
90+
io_4iomodule_h_c5_index: 4gpio_index: 204
91+
io_4iomodule_h_index: 15gpio_index: 208
92+
io_4iomodule_h_index: 1gpio_index: 212
93+
io_4iomodule_h_index: 3gpio_index: 216
94+
io_4iomodule_h_index: 2gpio_index: 220
95+
io_4iomodule_h_index: 11gpio_index: 224
96+
io_4iomodule_vref_h_index: 1gpio_index: 228
97+
io_4iomodule_h_index: 20gpio_index: 231
98+
io_4iomodule_h_index: 8gpio_index: 235
99+
io_4iomodule_h_index: 6gpio_index: 239
100+
io_4iomodule_h_index: 10gpio_index: 243
101+
io_4iomodule_h_index: 23gpio_index: 247
102+
io_4iomodule_h_index: 7gpio_index: 251
103+
io_4iomodule_h_index: 22gpio_index: 255
104+
io_4iomodule_h_index: 5gpio_index: 259
105+
io_4iomodule_h_index: 24gpio_index: 263
106+
io_4iomodule_h_index: 0gpio_index: 267
107+
io_4iomodule_h_index: 13gpio_index: 271
108+
io_4iomodule_h_index: 21gpio_index: 275
109+
io_4iomodule_h_index: 16gpio_index: 279
110+
io_4iomodule_vref_h_index: 0gpio_index: 283
111+
io_4iomodule_h_index: 12gpio_index: 286
112+
io_4iomodule_h_index: 4gpio_index: 290
113+
io_4iomodule_h_index: 19gpio_index: 294
114+
io_4iomodule_h_index: 18gpio_index: 298
115+
io_4iomodule_h_index: 17gpio_index: 302
116+
io_4iomodule_h_index: 25gpio_index: 306
117+
io_4iomodule_h_index: 14gpio_index: 310
118+
io_4iomodule_h_index: 9gpio_index: 314

‎CH5/CH5-3/db/.cmp.kpt‎

216 Bytes
Binary file not shown.

‎CH5/CH5-3/db/BCD_adder_7483.(0).cnf.cdb‎

1.36 KB
Binary file not shown.

‎CH5/CH5-3/db/BCD_adder_7483.(0).cnf.hdb‎

784 Bytes
Binary file not shown.

‎CH5/CH5-3/db/BCD_adder_7483.(1).cnf.cdb‎

1.93 KB
Binary file not shown.

‎CH5/CH5-3/db/BCD_adder_7483.(1).cnf.hdb‎

1.23 KB
Binary file not shown.

0 commit comments

Comments
 (0)