Skip to content

Commit a884005

Browse files
committed
如果採用,此提交將更新目錄名稱
修改項目: 模組: 議題
1 parent 4df7881 commit a884005

402 files changed

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.
File renamed without changes.
File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/gui_handlers.wdf renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/gui_handlers.wdf

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/java_command_handlers.wdf renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/java_command_handlers.wdf

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/project.wpc renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/project.wpc

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/synthesis.wdf renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/synthesis.wdf

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/synthesis_details.wdf renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/synthesis_details.wdf

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/webtalk_pa.xml renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/webtalk_pa.xml

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.cache/wt/xsim.wdf renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.cache/wt/xsim.wdf

File renamed without changes.

Verilog_Digital_Logic_Design_Practice/CH2/and_gate/and_gate.hw/and_gate.lpr renamed to VerilogHDL_Practice/CH2/and_gate/and_gate.hw/and_gate.lpr

File renamed without changes.

0 commit comments

Comments
 (0)