Skip to content

Commit 7968991

Browse files
timmy61109timmy61109
committed
如果採用，此提交將新增D型正反器
修改項目: 模組: 議題57
1 parent 7e0c6c6 commit 7968991

2 files changed

Lines changed: 267 additions & 0 deletions

File tree

‎Digital_Logic_Practice/CH7/CH7-2/D_FF.bdf‎

Lines changed: 132 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,132 @@
1+
/*
2+
WARNING: Do NOT edit the input and output ports in this file in a text
3+
editor if you plan to continue editing the block that represents it in
4+
the Block Editor! File corruption is VERY likely to occur.
5+
*/
6+
/*
7+
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
8+
Your use of Altera Corporation's design tools, logic functions
9+
and other software and tools, and its AMPP partner logic
10+
functions, and any output files from any of the foregoing
11+
(including device programming or simulation files), and any
12+
associated documentation or information are expressly subject
13+
to the terms and conditions of the Altera Program License
14+
Subscription Agreement, the Altera Quartus II License Agreement,
15+
the Altera MegaCore Function License Agreement, or other
16+
applicable license agreement, including, without limitation,
17+
that your use is for the sole purpose of programming logic
18+
devices manufactured by Altera and sold by Altera or its
19+
authorized distributors. Please refer to the applicable
20+
agreement for further details.
21+
*/
22+
(header "graphic" (version "1.4"))
23+
(pin
24+
(input)
25+
(rect 240 176 408 192)
26+
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
27+
(text "D" (rect 5 0 15 11)(font "Arial" ))
28+
(pt 168 8)
29+
(drawing
30+
(line (pt 84 12)(pt 109 12))
31+
(line (pt 84 4)(pt 109 4))
32+
(line (pt 113 8)(pt 168 8))
33+
(line (pt 84 12)(pt 84 4))
34+
(line (pt 109 4)(pt 113 8))
35+
(line (pt 109 12)(pt 113 8))
36+
)
37+
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
38+
)
39+
(pin
40+
(input)
41+
(rect 240 192 408 208)
42+
(text "INPUT" (rect 125 0 154 10)(font "Arial" (font_size 6)))
43+
(text "CK" (rect 5 0 23 11)(font "Arial" ))
44+
(pt 168 8)
45+
(drawing
46+
(line (pt 84 12)(pt 109 12))
47+
(line (pt 84 4)(pt 109 4))
48+
(line (pt 113 8)(pt 168 8))
49+
(line (pt 84 12)(pt 84 4))
50+
(line (pt 109 4)(pt 113 8))
51+
(line (pt 109 12)(pt 113 8))
52+
)
53+
(text "VCC" (rect 128 7 149 17)(font "Arial" (font_size 6)))
54+
)
55+
(pin
56+
(output)
57+
(rect 520 176 696 192)
58+
(text "OUTPUT" (rect 1 0 41 10)(font "Arial" (font_size 6)))
59+
(text "Q" (rect 90 0 100 11)(font "Arial" ))
60+
(pt 0 8)
61+
(drawing
62+
(line (pt 0 8)(pt 52 8))
63+
(line (pt 52 4)(pt 78 4))
64+
(line (pt 52 12)(pt 78 12))
65+
(line (pt 52 12)(pt 52 4))
66+
(line (pt 78 4)(pt 82 8))
67+
(line (pt 82 8)(pt 78 12))
68+
(line (pt 78 12)(pt 82 8))
69+
)
70+
)
71+
(symbol
72+
(rect 432 160 496 240)
73+
(text "DFF" (rect 1 0 21 10)(font "Arial" (font_size 6)))
74+
(text "inst" (rect 3 68 21 79)(font "Arial" ))
75+
(port
76+
(pt 32 80)
77+
(input)
78+
(text "CLRN" (rect 21 59 48 70)(font "Courier New" (bold)))
79+
(text "CLRN" (rect 21 58 48 69)(font "Courier New" (bold)))
80+
(line (pt 32 80)(pt 32 76))
81+
)
82+
(port
83+
(pt 0 40)
84+
(input)
85+
(text "CLK" (rect 3 29 24 40)(font "Courier New" (bold))(invisible))
86+
(text "CLK" (rect 3 29 24 40)(font "Courier New" (bold))(invisible))
87+
(line (pt 0 40)(pt 12 40))
88+
)
89+
(port
90+
(pt 0 24)
91+
(input)
92+
(text "D" (rect 14 20 22 31)(font "Courier New" (bold)))
93+
(text "D" (rect 14 20 22 31)(font "Courier New" (bold)))
94+
(line (pt 0 24)(pt 12 24))
95+
)
96+
(port
97+
(pt 32 0)
98+
(input)
99+
(text "PRN" (rect 24 13 44 24)(font "Courier New" (bold)))
100+
(text "PRN" (rect 24 11 44 22)(font "Courier New" (bold)))
101+
(line (pt 32 4)(pt 32 0))
102+
)
103+
(port
104+
(pt 64 24)
105+
(output)
106+
(text "Q" (rect 45 20 53 31)(font "Courier New" (bold)))
107+
(text "Q" (rect 41 20 49 31)(font "Courier New" (bold)))
108+
(line (pt 52 24)(pt 64 24))
109+
)
110+
(drawing
111+
(line (pt 12 12)(pt 52 12))
112+
(line (pt 12 68)(pt 52 68))
113+
(line (pt 52 68)(pt 52 12))
114+
(line (pt 12 68)(pt 12 12))
115+
(line (pt 19 40)(pt 12 47))
116+
(line (pt 12 32)(pt 20 40))
117+
(circle (rect 28 4 36 12))
118+
(circle (rect 28 68 36 76))
119+
)
120+
)
121+
(connector
122+
(pt 408 200)
123+
(pt 432 200)
124+
)
125+
(connector
126+
(pt 432 184)
127+
(pt 408 184)
128+
)
129+
(connector
130+
(pt 496 184)
131+
(pt 520 184)
132+
)

‎Digital_Logic_Practice/CH7/CH7-2/D_FF.vwf‎

Lines changed: 135 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,135 @@
1+
/*
2+
WARNING: Do NOT edit the input and output ports in this file in a text
3+
editor if you plan to continue editing the block that represents it in
4+
the Block Editor! File corruption is VERY likely to occur.
5+
*/
6+
7+
/*
8+
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
9+
Your use of Altera Corporation's design tools, logic functions
10+
and other software and tools, and its AMPP partner logic
11+
functions, and any output files from any of the foregoing
12+
(including device programming or simulation files), and any
13+
associated documentation or information are expressly subject
14+
to the terms and conditions of the Altera Program License
15+
Subscription Agreement, the Altera Quartus II License Agreement,
16+
the Altera MegaCore Function License Agreement, or other
17+
applicable license agreement, including, without limitation,
18+
that your use is for the sole purpose of programming logic
19+
devices manufactured by Altera and sold by Altera or its
20+
authorized distributors. Please refer to the applicable
21+
agreement for further details.
22+
*/
23+
24+
HEADER
25+
{
26+
VERSION = 1;
27+
TIME_UNIT = ns;
28+
DATA_OFFSET = 0.0;
29+
DATA_DURATION = 1000.0;
30+
SIMULATION_TIME = 0.0;
31+
GRID_PHASE = 0.0;
32+
GRID_PERIOD = 10.0;
33+
GRID_DUTY_CYCLE = 50;
34+
}
35+
36+
SIGNAL("CK")
37+
{
38+
VALUE_TYPE = NINE_LEVEL_BIT;
39+
SIGNAL_TYPE = SINGLE_BIT;
40+
WIDTH = 1;
41+
LSB_INDEX = -1;
42+
DIRECTION = INPUT;
43+
PARENT = "";
44+
}
45+
46+
SIGNAL("D")
47+
{
48+
VALUE_TYPE = NINE_LEVEL_BIT;
49+
SIGNAL_TYPE = SINGLE_BIT;
50+
WIDTH = 1;
51+
LSB_INDEX = -1;
52+
DIRECTION = INPUT;
53+
PARENT = "";
54+
}
55+
56+
SIGNAL("Q")
57+
{
58+
VALUE_TYPE = NINE_LEVEL_BIT;
59+
SIGNAL_TYPE = SINGLE_BIT;
60+
WIDTH = 1;
61+
LSB_INDEX = -1;
62+
DIRECTION = OUTPUT;
63+
PARENT = "";
64+
}
65+
66+
TRANSITION_LIST("CK")
67+
{
68+
NODE
69+
{
70+
REPEAT = 1;
71+
NODE
72+
{
73+
REPEAT = 50;
74+
LEVEL 0 FOR 10.0;
75+
LEVEL 1 FOR 10.0;
76+
}
77+
}
78+
}
79+
80+
TRANSITION_LIST("D")
81+
{
82+
NODE
83+
{
84+
REPEAT = 1;
85+
NODE
86+
{
87+
REPEAT = 25;
88+
LEVEL 0 FOR 20.0;
89+
LEVEL 1 FOR 20.0;
90+
}
91+
}
92+
}
93+
94+
TRANSITION_LIST("Q")
95+
{
96+
NODE
97+
{
98+
REPEAT = 1;
99+
LEVEL X FOR 1000.0;
100+
}
101+
}
102+
103+
DISPLAY_LINE
104+
{
105+
CHANNEL = "D";
106+
EXPAND_STATUS = COLLAPSED;
107+
RADIX = Binary;
108+
TREE_INDEX = 0;
109+
TREE_LEVEL = 0;
110+
}
111+
112+
DISPLAY_LINE
113+
{
114+
CHANNEL = "CK";
115+
EXPAND_STATUS = COLLAPSED;
116+
RADIX = Binary;
117+
TREE_INDEX = 1;
118+
TREE_LEVEL = 0;
119+
}
120+
121+
DISPLAY_LINE
122+
{
123+
CHANNEL = "Q";
124+
EXPAND_STATUS = COLLAPSED;
125+
RADIX = Binary;
126+
TREE_INDEX = 2;
127+
TREE_LEVEL = 0;
128+
}
129+
130+
TIME_BAR
131+
{
132+
TIME = 0;
133+
MASTER = TRUE;
134+
}
135+
;

0 commit comments

Comments
 (0)