Skip to content
View KingFrige's full-sized avatar

Block or report KingFrige

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
KingFrige/README.md

Hi there 👋

Popular repositories Loading

  1. SoC-Gulp SoC-Gulp Public

    SoC设计流程总结,主要包括项目初始化/git仓库管理/验证环境搭建/memory生成替换/FPGA环境构建/ASIC环境构建/signoff环境构建等flow

    TypeScript 8 5

  2. Verilog-FixedPoint Verilog-FixedPoint Public

    Forked from WangXuan95/FPGA-FixedPoint

    Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version.

    SystemVerilog 3

  3. chisel-template chisel-template Public

    Forked from chipsalliance/chisel-template

    A template project for beginning new Chisel work

    Scala 1

  4. rocket-chip rocket-chip Public

    Forked from chipsalliance/rocket-chip

    Rocket Chip Generator

    Scala 1

  5. dc-syn-demo dc-syn-demo Public

    synopsys design compiler use demo

    Tcl 1

  6. daily_stock_analysis daily_stock_analysis Public

    Forked from ZhuLinsen/daily_stock_analysis

    LLM驱动的 A/H/美股智能分析器,多数据源行情 + 实时新闻 + Gemini 决策仪表盘 + 多渠道推送,零成本,纯白嫖,定时运行

    Python 1