Skip to content
View Hertz-Hunter's full-sized avatar
๐ŸŽฏ
Focusing
๐ŸŽฏ
Focusing

Block or report Hertz-Hunter

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
Hertz-Hunter/README.md

Hello , I'm Pratyush

Typing SVG

Gmail LinkedIn


โšก The Engineering Philosophy

"I don't just write code; I make the silicon think. My passion lies at the intersection of hardware precision and software logic, creating systems that bridge the physical and digital worlds."


๐Ÿ“ก Academic Coordinates

Institution Major Focus
Vellore Institute of Technology (VIT), Bhopal B.Tech ECE (Core) Embedded Systems, VLSI, & IoT

๐Ÿ› ๏ธ The Arsenal (Tech Stack)

๐Ÿง  Core Languages

๐Ÿ•น๏ธ Microcontrollers & IoT

๐Ÿ”Œ Circuitry & Hardware

๐Ÿš€ Tools & Environments


๐Ÿ“Š GitHub Analytics

Stats
Languages

Profile Views


Let's build the future, one circuit at a time.

Pinned Loading

  1. CIRCUITO CIRCUITO Public

    Simulating The circuit and solving problems

    HTML 2

  2. Ultimate-Circuit-Analyzer Ultimate-Circuit-Analyzer Public

    A highly interactive, web-based digital logic circuit simulator designed for visualizing, building, and analyzing logic gates in real-time.

    HTML 2

  3. KESTERAL-AI-Threat-Analyzer KESTERAL-AI-Threat-Analyzer Public

    Forked from iprsnmsra/KESTERAL-AI-Threat-Analyzer

    AI Powered Project That helps in Threat Analysis & Deception Platform

    HTML 2

  4. APB-Based-SPI APB-Based-SPI Public

    This study describes the design and architecture of a Serial Peripheral Interface (SPI) Master Core that includes an Advanced Peripheral Bus (APB) interface. The SPI protocol is a versatile, synchrโ€ฆ

    3

  5. Design-and-Implementation-of-a-Custom-ASIC-Evaluation-Board- Design-and-Implementation-of-a-Custom-ASIC-Evaluation-Board- Public

    Hardware design files, schematics, and PCB layout for a custom Application-Specific Integrated Circuit (ASIC) evaluation board.

    2

  6. eSim_PCB_Design_Project_Files eSim_PCB_Design_Project_Files Public

    Forked from FOSSEE/eSim_PCB_Design_Project_Files

    2