Skip to content
View Haridharan-D's full-sized avatar

Block or report Haridharan-D

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. edge-vision-optimizer edge-vision-optimizer Public

    Edge AI vision optimization framework for improving YOLO inference performance on resource-constrained ARM devices through adaptive frame skipping, dynamic resolution, resource management, and real…

    Python

  2. eSim_PCB_Design_Project_Files eSim_PCB_Design_Project_Files Public

    Battery-powered ESP32 air quality monitor with a soft power latch, MCP16251 boost converter, and ADS1115 ADC — implemented and simulated in eSim.

  3. KLA-AI-Image-Restoration-2026 KLA-AI-Image-Restoration-2026 Public

    AI-Based Restoration of Degraded Images – KLA Problem Statement | Deep Learning model, inference pipeline, training code, and restored test outputs.

    Python

  4. nxp-cup-lidar-line-following-buggy nxp-cup-lidar-line-following-buggy Public

    Autonomous NXP CUP INDIA 2026 buggy combining real-time line following, LiDAR-based obstacle detection, and embedded motor control.

    Python

  5. verilog-32bit-divider verilog-32bit-divider Public

    A Verilog-based 32-bit unsigned divider implementation with RTL design, simulation, and testbench support. Designed for FPGA/ASIC digital hardware applications.

    1

  6. FOSSEE/eSim_PCB_Design_Project_Files FOSSEE/eSim_PCB_Design_Project_Files Public

    HTML 40