About

A 5-stage pipelined RISC-V processor in Verilog. Implements memory modules, register files, logic units, and control signals to facilitate the RISC-V ISA. Includes operand bypassing and branch prediction.