Skip to content

feat[STM32][SPI]: add interrupt transfer mode support #9509

feat[STM32][SPI]: add interrupt transfer mode support

feat[STM32][SPI]: add interrupt transfer mode support #9509

Triggered via pull request May 18, 2026 08:03
Status Success
Total duration 12m 5s
Artifacts 6

bsp_buildings.yml

on: pull_request
🔍 Summary of Git Diff Changes
46s
🔍 Summary of Git Diff Changes
Matrix: build
collect-artifacts
0s
collect-artifacts
Fit to window
Zoom out
Zoom in

Annotations

5 warnings
RT-Thread Online Packages (STM32F407 RT-Spark)
Failed to restore:
stm32f0_f1
Failed to restore:
stm32_f7_g0_h7_mp15_u5_h5_wb5
Failed to restore:
stm32l4
Failed to restore:
stm32_f2_f4
Failed to restore:

Artifacts

Produced during runtime
Name Size Digest
RT-Thread Online Packages (STM32F407 RT-Spark)
17.1 MB
sha256:37597e63dbd43b9bee79fbcf72e7272dfaa315d81c7ba7a011aa9230bb7afe2d
llvm-arm
6.55 MB
sha256:cca0ce98ccef2ecf9cf1dc22c0f2f2c1697ad9e5713ff02cb76538f06692bda5
stm32_f2_f4
22.5 MB
sha256:7e2e3aee877ecbaae723f6b250ad19e79259a87e524146216e55a763be1d705b
stm32_f7_g0_h7_mp15_u5_h5_wb5
13.1 MB
sha256:b235890ab621c66335b2889833f4270db474d5be1f273ca637e59d2788d14e5c
stm32f0_f1
13.4 MB
sha256:4bc59ca8d6823075d4800f3c428603749fce99a87ec11105da3de023131a1994
stm32l4
19.5 MB
sha256:d3fdb2d428146e63adee58ba7c1017552a0be638758040e8d4dc72cdf618ead0