Skip to content

Commit 91c6418

Browse files
committed
如果採用,此提交將成功將Cyclone III轉換成Cyclone V,並成功運作工作項目三
修改項目:
1 parent 689dc7c commit 91c6418

109 files changed

Lines changed: 11667 additions & 2667 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

CH4/CH4-1/Boolean.bdf

Lines changed: 18 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -4,19 +4,20 @@ editor if you plan to continue editing the block that represents it in
44
the Block Editor! File corruption is VERY likely to occur.
55
*/
66
/*
7-
Copyright (C) 1991-2013 Altera Corporation
7+
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
88
Your use of Altera Corporation's design tools, logic functions
99
and other software and tools, and its AMPP partner logic
1010
functions, and any output files from any of the foregoing
1111
(including device programming or simulation files), and any
1212
associated documentation or information are expressly subject
1313
to the terms and conditions of the Altera Program License
14-
Subscription Agreement, Altera MegaCore Function License
15-
Agreement, or other applicable license agreement, including,
16-
without limitation, that your use is for the sole purpose of
17-
programming logic devices manufactured by Altera and sold by
18-
Altera or its authorized distributors. Please refer to the
19-
applicable agreement for further details.
14+
Subscription Agreement, the Altera Quartus II License Agreement,
15+
the Altera MegaCore Function License Agreement, or other
16+
applicable license agreement, including, without limitation,
17+
that your use is for the sole purpose of programming logic
18+
devices manufactured by Altera and sold by Altera or its
19+
authorized distributors. Please refer to the applicable
20+
agreement for further details.
2021
*/
2122
(header "graphic" (version "1.4"))
2223
(pin
@@ -125,7 +126,7 @@ applicable agreement for further details.
125126
(input)
126127
(rect -16 488 152 504)
127128
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
128-
(text "A4" (rect 5 0 20 10)(font "Arial" ))
129+
(text "A4" (rect 5 0 19 10)(font "Arial" ))
129130
(pt 168 8)
130131
(drawing
131132
(line (pt 84 12)(pt 109 12))
@@ -142,7 +143,7 @@ applicable agreement for further details.
142143
(input)
143144
(rect -16 584 152 600)
144145
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
145-
(text "B4" (rect 5 0 20 10)(font "Arial" ))
146+
(text "B4" (rect 5 0 19 10)(font "Arial" ))
146147
(pt 168 8)
147148
(drawing
148149
(line (pt 84 12)(pt 109 12))
@@ -159,7 +160,7 @@ applicable agreement for further details.
159160
(input)
160161
(rect -16 704 152 720)
161162
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
162-
(text "B5" (rect 5 0 20 10)(font "Arial" ))
163+
(text "B5" (rect 5 0 19 10)(font "Arial" ))
163164
(pt 168 8)
164165
(drawing
165166
(line (pt 84 12)(pt 109 12))
@@ -170,13 +171,13 @@ applicable agreement for further details.
170171
(line (pt 109 12)(pt 113 8))
171172
)
172173
(text "VCC" (rect 128 7 149 16)(font "Arial" (font_size 6)))
173-
(annotation_block (location)(rect -72 656 -16 672))
174+
(annotation_block (location)(rect -72 720 -16 736))
174175
)
175176
(pin
176177
(input)
177178
(rect -16 640 152 656)
178179
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
179-
(text "A5" (rect 5 0 20 10)(font "Arial" ))
180+
(text "A5" (rect 5 0 19 10)(font "Arial" ))
180181
(pt 168 8)
181182
(drawing
182183
(line (pt 84 12)(pt 109 12))
@@ -187,13 +188,13 @@ applicable agreement for further details.
187188
(line (pt 109 12)(pt 113 8))
188189
)
189190
(text "VCC" (rect 128 7 149 16)(font "Arial" (font_size 6)))
190-
(annotation_block (location)(rect -72 576 -16 592))
191+
(annotation_block (location)(rect -72 656 -16 672))
191192
)
192193
(pin
193194
(input)
194195
(rect -16 824 152 840)
195196
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
196-
(text "B6" (rect 5 0 20 10)(font "Arial" ))
197+
(text "B6" (rect 5 0 19 10)(font "Arial" ))
197198
(pt 168 8)
198199
(drawing
199200
(line (pt 84 12)(pt 109 12))
@@ -204,13 +205,13 @@ applicable agreement for further details.
204205
(line (pt 109 12)(pt 113 8))
205206
)
206207
(text "VCC" (rect 128 7 149 16)(font "Arial" (font_size 6)))
207-
(annotation_block (location)(rect -72 776 -16 792))
208+
(annotation_block (location)(rect -72 840 -16 856))
208209
)
209210
(pin
210211
(input)
211212
(rect -16 760 152 776)
212213
(text "INPUT" (rect 125 0 154 9)(font "Arial" (font_size 6)))
213-
(text "A6" (rect 5 0 20 10)(font "Arial" ))
214+
(text "A6" (rect 5 0 19 10)(font "Arial" ))
214215
(pt 168 8)
215216
(drawing
216217
(line (pt 84 12)(pt 109 12))
@@ -221,7 +222,7 @@ applicable agreement for further details.
221222
(line (pt 109 12)(pt 113 8))
222223
)
223224
(text "VCC" (rect 128 7 149 16)(font "Arial" (font_size 6)))
224-
(annotation_block (location)(rect -72 696 -16 712))
225+
(annotation_block (location)(rect -72 776 -16 792))
225226
)
226227
(pin
227228
(output)

CH4/CH4-1/Boolean.qsf

Lines changed: 12 additions & 19 deletions
Original file line numberDiff line numberDiff line change
@@ -36,12 +36,12 @@
3636
# -------------------------------------------------------------------------- #
3737

3838

39-
set_global_assignment -name FAMILY "Cyclone III"
40-
set_global_assignment -name DEVICE EP3C16F484C6
39+
set_global_assignment -name FAMILY "Cyclone V"
40+
set_global_assignment -name DEVICE 5CSXFC6D6F31C8
4141
set_global_assignment -name TOP_LEVEL_ENTITY Boolean
4242
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
4343
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:50:09 JULY 31, 2019"
44-
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
44+
set_global_assignment -name LAST_QUARTUS_VERSION 15.0.2
4545
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
4646
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
4747
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
@@ -52,20 +52,13 @@ set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
5252
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
5353
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
5454
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
55-
set_location_assignment PIN_D2 -to A
56-
set_location_assignment PIN_E4 -to A1
57-
set_location_assignment PIN_E3 -to A2
58-
set_location_assignment PIN_J7 -to A3
59-
set_location_assignment PIN_H7 -to B2
60-
set_location_assignment PIN_G5 -to B3
61-
set_location_assignment PIN_B1 -to F
62-
set_location_assignment PIN_B2 -to F2
63-
set_location_assignment PIN_C2 -to F3
64-
set_location_assignment PIN_C1 -to F4
65-
set_location_assignment PIN_G4 -to A4
66-
set_location_assignment PIN_H6 -to B4
67-
set_location_assignment PIN_E1 -to F5
68-
set_location_assignment PIN_F2 -to F6
69-
set_location_assignment PIN_H1 -to F7
70-
set_location_assignment PIN_J3 -to F8
55+
set_global_assignment -name CDF_FILE output_files/Boolean.cdf
56+
set_location_assignment PIN_W25 -to A5
57+
set_location_assignment PIN_V25 -to B5
58+
set_location_assignment PIN_AC28 -to A6
59+
set_location_assignment PIN_AC29 -to B6
60+
set_location_assignment PIN_AF10 -to F9
61+
set_location_assignment PIN_AD10 -to F10
62+
set_location_assignment PIN_AE11 -to F11
63+
set_location_assignment PIN_AD7 -to F12
7164
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

0 commit comments

Comments
 (0)