Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 340 Bytes

File metadata and controls

4 lines (3 loc) · 340 Bytes

簡介

目前還不會,期待我學習速度加快,或者...你願意加入編著的行列?

Tag: #數位邏輯設計 #數位邏輯 #digital-logic #digital-logic-design #DigitalLogic #DigitalLogicDesign #digitallogic #digitallogicdesign #硬體描述語言 #hdl #HDL #systemverilog #system-verilog #SystemVerilog #SystemVerilogHDL