Skip to content

Latest commit

 

History

History
9 lines (5 loc) · 440 Bytes

README.md

File metadata and controls

9 lines (5 loc) · 440 Bytes

Single-Cycle-RISC-V-Processor-Implementation

Utilized Icarus Verilog (iverilog) to compile the Verilog code and GTKWave to analyze waveform.

Integrated modules such as Program Counter (PC), ALU, Register File, Data Memory and Control Unit.

Executed RISC-V instructions for arithmetic logic, memory access, and branching, insuring ISA compliance.

Tested the design rigorously, validating correctness of instruction types (R, I, S, B).